
MAX11606–MAX11611
Low-Power, 4-/8-/12-Channel, I2C,
10-Bit ADCs in Ultra-Small Packages
4
Maxim Integrated
ELECTRICAL CHARACTERISTICS (continued)
(VDD = 2.7V to 3.6V (MAX11607/MAX11609/MAX11611), VDD = 4.5V to 5.5V (MAX11606/MAX11608/MAX11610), VREF = 2.048V
(MAX11607/MAX11609/MAX11611), VREF = 4.096V (MAX11606/MAX11608/MAX11610), fSCL = 1.7MHz, TA = TMIN to TMAX, unless other-
wise noted. Typical values are at TA = +25°C. See Tables 1–5 for programming notation.) (Note 1)
TIMING CHARACTERISTICS (Figure 1)
(VDD = 2.7V to 3.6V (MAX11607/MAX11609/MAX11611), VDD = 4.5V to 5.5V (MAX11606/MAX11608/MAX11610), VREF = 2.048V
(MAX11607/MAX11609/MAX11611), VREF = 4.096V (MAX11606/MAX11608/MAX11610), fSCL = 1.7MHz, TA = TMIN to TMAX, unless other-
wise noted. Typical values are at TA = +25°C. See Tables 1–5 for programming notation.) (Note 1)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
POWER REQUIREMENTS
Power-Supply Rejection Ratio
PSRR
Full-scale input (Note 10)
±0.01
±0.5
LSB/V
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
TIMING CHARACTERISTICS FOR FAST MODE
Serial-Clock Frequency
fSCL
400
kHz
Bus Free Time Between a
STOP (P) and a
START (S) Condition
tBUF
1.3
s
Hold Time for START (S) Condition
tHD,STA
0.6
s
Low Period of the SCL Clock
tLOW
1.3
s
High Period of the SCL Clock
tHIGH
0.6
s
Setup Time for a Repeated START
Condition (Sr)
tSU,STA
0.6
s
Data Hold Time
tHD,DAT
(Note 11)
0
900
ns
Data Setup Time
tSU,DAT
100
ns
Rise Time of Both SDA and SCL
Signals, Receiving
tR
Measured from 0.3VDD to 0.7VDD
20 + 0.1CB
300
ns
Fall Time of SDA Transmitting
tF
Measured from 0.3VDD to 0.7VDD (Note 12)
20 + 0.1CB
300
ns
Setup Time for STOP (P) Condition
tSU,STO
0.6
s
Capacitive Load for Each Bus Line
CB
400
pF
Pulse Width of Spike Suppressed
tSP
50
ns
TIMING CHARACTERISTICS FOR HIGH-SPEED MODE (CB = 400pF, Note 13)
Serial-Clock Frequency
fSCLH
(Note 14)
1.7
MHz
Hold Time, Repeated START
Condition (Sr)
tHD,STA
160
ns
Low Period of the SCL Clock
tLOW
320
ns
High Period of the SCL Clock
tHIGH
120
ns
Setup Time for a Repeated START
Condition (Sr)
tSU,STA
160
ns
Data Hold Time
tHD,DAT
(Note 11)
0
150
ns
Data Setup Time
tSU,DAT
10
ns